

# COMPAL CONFIDENTIAL

**INTEL SKYLAKE-H PROCESSOR WITH SPT-H\_PCH  
GPU N16P-01-A2**


**APW5U LA-C401P**

**2015-11-19 REV 1.0**

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/29	Discarded Date	2015/12/31	Title	Cover Page
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE CUSTODY OF THIS COMPANY WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC. ANY DISCLOSURE OF THIS INFORMATION TO ANY THIRD PARTY WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC. IS STRICTLY PROHIBITED.					
				Document Number	LA-C401P
				Date	Thursday, November 19, 2015
				Sheet	1 of 1




THE BUREAU OF INVESTIGATION HAS BEEN ADVISED THAT THE SUBJECT OF THIS MATTER, AN INDIVIDUAL WHOSE NAME IS NOT KNOWN TO THE BUREAU, HAS BEEN ADVISED THAT THE BUREAU IS CURRENTLY CONDUCTING AN INVESTIGATION OF THE MATTER AND THAT THE BUREAU IS CURRENTLY CONDUCTING AN INVESTIGATION OF THE MATTER AND THAT THE BUREAU IS CURRENTLY CONDUCTING AN INVESTIGATION OF THE MATTER.



CPU DC/DC NCP81205MNTXG ?	
INPUTS	OUTPUTS
B+	+VCC_VORE +VCC_GT +VCC_SA
CPU DC/DC NCP81210MNTWG ?	
INPUTS	OUTPUTS
B+	+VCC_GTX
VGA DC/DC NCP81172MNTXG ?	
INPUTS	OUTPUTS
B+	+VGA_CORE
VRAM DC/DC SYX196DQNC ?	
INPUTS	OUTPUTS
B+	+VRAM
SYSTEM DC/DC TPS51285BRUKR ?	
INPUTS	OUTPUTS
B+	+3VDS/5VDS
SYSTEM DC/DC RT8207PGQW ?	
INPUTS	OUTPUTS
B+	+1.2V_VDDQ +0.6VS_VTT
SYSTEM DC/DC RT6219A ?	
INPUTS	OUTPUTS
B+	+1.8VDS
SYSTEM DC/DC TPS51212DSCR ?	
INPUTS	OUTPUTS
B+	+1.0VALW
SYSTEM DC/DC NB681GD ?	
INPUTS	OUTPUTS
B+	+VCCIO
SYSTEM DC/DC RT6219A ?	
INPUTS	OUTPUTS
B+	+2.5V
CHARGER BQ24780RUYR ?	
INPUTS	OUTPUTS
VIN BATT	B+
SYSTEM LDO G972	
INPUTS	OUTPUTS
+1.2V_VDDQ	+1.05VP (+PEXVDD)
Switches ?	
INPUTS	OUTPUTS







# Voltage Rails ( O MEANS ON X MEANS OFF )

power plane	+RTCVCC	B+	+5VDS +3VDS +1.8VALW +1VALW	+1.2V_VDDQ +1.0V_VCCST +2.5V	+5VS +3VS +0.6VS_VTT +VCC_IO +VCC_GTX +VCC_CORE +VCC_GT +VCC_SA	State
S0	O	O	O	O	O	
S3	O	O	O	O	X	
S5 S4/AC	O	O	O	X	X	
S5 S4/ Battery only	O	O	X	X	X	
S5 S4/AC & Battery don't exist	O	X	X	X	X	

## Symbol Note :

 : means Digital Ground

 : means Analog Ground

@ : means just reserve , no build

CONN@ : means ME part.

 Layout Notes

07/24 update

 : Question Area Mark.(Wait check)

## Install below 45 level BOM structure for ver. 0.1

45@ : means just put it in the BOM of 45 level.

ROYALTY@ : HDMI LOGO means just put it in the BOM of 45 level.

## Install below 43 level BOM structure for ver. 0.1

EMI@ : means just build for EMI's part

ESD@ : means just build for ESD's part

RF@ : means just build for RF's part

LPC@ : means just build for LPC for EC

ESPI@ : means just build for eSPI for EC

HDD@ : means just build for HDD(option)

SSD@ : means just build for SSD (option)

H42@ : pop on CPU H42 sku only

H44e@ : pop on CPU H44e sku only

DIS@ : pop on DGPU sku only

UMA@ : pop on UMA sku only

DB@ : means just build for Debug port part Remove before MP

## SMBUS Control Table

	SOURCE	BATT	Therm Sensor 1001100xb MB side	G-SENSOR 0101001xb	N16P 0x9E	NIC 0xC8	XDP	SODIMM 0XA0 0XA4	TP 0x2C	Therm Sensor 1001101xb DB side
I2C_MAIN_CLK	NPCE586	V	X	X	X	X	X	X	X	X
I2C_MAIN_DAT	NPCE586	V	X	X	X	X	X	X	X	X
THERM_CLK	NPCE586	X	V	X	V	X	X	X	X	V
THERM_DAT	NPCE586	X	V	X	V	X	X	X	X	V
PCH_KBC_CLK	NPCE586	X	X	V	X	X	X	X	X	X
PCH_KBC_DATA	NPCE586	X	X	V	X	X	X	X	X	X
NIC_SMCCLK	Skylake	X	X	X	X	V	X	X	X	X
NIC_SMDAT	Skylake	X	X	X	X	V	X	X	X	X
SMBUS_CLK	Skylake	X	X	X	X	X	V	V	X	X
SMBUS_DAT	Skylake	X	X	X	X	X	V	V	X	X
I2C0_SCL	Skylake	X	X	X	X	X	X	X	V	X
I2C0_SDA	Skylake	X	X	X	X	X	X	X	V	X

## USB2.0 Port Table

USB2.0 Port	DESTINATION
1	USB2.0 (MB_Charge)
2	X
3	X
4	USB2.0 (MB_Left Side)
5	USB2.0 (MB_Right Side)
6	X
7	Camera
8	Finger printer
9	X
10	X
11	X
12	WLAN/BT
13	X
14	X

## CLKOUT\_PCIE Port Table

CLKOUT_PCIE	DESTINATION
0	SSD1
1	VGA
2	LAN
3	WLAN
4	Card Reader
5	Thunderbolt
6	SSD2
7	X
8	X
9	X
10	X
11	X
12	X
13	X
14	X
15	X

## HSIO Port Table

Lane#	PCIE	SATA	USB3.0	DESTINATION
1			1	USB3.0(Charger)
2			2	X
3			3	X
4			4	USB3.0 (MB_Left Side)
5			5	USB3.0 (MB_Right Side)
6			6	X
7	1		7	WLAN
8	2		8	Card Reader(PCIE-E)
9	3		9	X
10	4		10	LAN
11	5			Thunderbolt
12	6			
13	7			
14	8			
15	9	0A		
16	10	1A		SSD1 (SATA_SSD or PCIe4 SSD)
17	11			
18	12			
19	13	0B		X
20	14	1B		HDD1
21	15	2		X
22	16	3		X
23	17	4		
24	18	5		SSD2 (SATA_SSD or PCIe4 SSD)
25	19			
26	20			

## Stapping Options Flash

GPIO 51 Bit 1	GPIO 19 Bit 0	Boot BIOS Destination
0	0	Reserved
0	1	RSVD
1	0	SPI
1	1	LPC

## Stapping Options PLT\_ID

PLT_ID0	PLT_ID1	PLT_ID2	SKU
0	0	0	
0	0	1	
0	1	0	
0	1	1	17W
1	0	0	
1	0	1	15W
1	1	0	
1	1	1	15U

## CFG for AR HDMI SET


TBT_SRC_CFG1	HIGH	HDMI MODE
--------------	------	-----------

## LPC/ESPI Options Resistor

RH198	RH292	RH263	RH282	RH36	RH275	RH117	RH243	RH165	RH168	LE1	LE2	RE85	RE90	RE113	RE110	RH109	RE112	RE39	RE115	RE114	RE89	MODE
V	X	V	V	V	V	V	V	V	X	V	X	V	V	V	V	X	X	X	X	X	X	LPC
X	V	X	X	X	X	X	X	X	V	X	V	X	X	X	X	V	V	V	V	V	V	ESPI



Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2012/03/23	Deciphered Date	2015/12/31	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Note List		
				Size	Document Number	Rev
				C	LA-C401P	1.0
				Date:	Monday, November 16, 2015	Sheet 3 of 80






Security Classification		Compal Secret Data		Title	
Issued Date	2012/03/23	Deciphered Date	2015/12/31	Document Number	DDR1V
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. IT IS NOT TO BE REPRODUCED, COPIED, OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT THE PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Date: Monday, November 16, 2015				Sheet	4




[illegible][illegible][illegible]











Power Name	Consumption
VCCGT +VCC_GT	104A
VCCGTX +VCC_GTX	12A

**4+2 CPU R1**

UC1 SR2FQ@

CL8066202194635 SR2FQ R0 2.6G  
SA000095Z30

UC1 SR2FU@

CL8066202194731 SR2FU R0 2.7G  
SA000095Z25

UC1 SR2FN@

CL8066202191415 SR2FN R0 2.8G  
SA000095V20

**4+4 CPU**

UC1 QJR9@

JQ8066202598702 QJR9 M0 1.6G  
SA000097C30

**4+2 CPU R3**

UC1 @

CL8066202194635 SR2FQ R0 2.6G A32!  
SA000095Z40


UC1 @

CL8066202194731 SR2FU R0 2.7G A32!  
SA000095Z35


UC1 @

CL8066202191415 SR2FN R0 2.8G A32!  
SA000095V10

**4+4 CPU**




Power Name	Consumption
VCC_OPC_EDRAM	3.8A
VCC_EOPIO	2.8A
VCC_OPC_EDRAM	50mA












PLACE THE CAP WITHIN 200 MILS  
FROM THE SODIMM - 1



Eletro-XTechnical

























# ME Debug Port

Pinout on customer's board, as in the PDG, CDI #546884


Pin	VccSus3_3	Pin	
1	VccSus3_3	10	GND
2	SLP_S3#	11	PWRBTN#
3	VccDSW_3	12	GND
4	SLP_S5#	13	SYS_RESET#
5	SLP_S4#	14	GND
6	SLP_A#	15	SLP_S0#
7	+3.3DS	16	NC
8	GND	17	NC
9	RTRST#	18	NC



Eletro-XTechnical


Eletro-X

Security Classification	Compal Secret Data	Deciphered Date	2015/12/31	Title	GPP-B14	Func.
Issued Date	2011/06/29	Deciphered Date	2015/12/31	Title	GPP-B14	Func.
This SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. IF THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size C	Document Number LA-C401P	Rev 1.0
				Date: Monday, November 16, 2015	Sheet 13 of 80	



DAMPING CAP.  
PCIE-GEN1, GEN2, 0.1u  
PCIE-GEN3, 0.22u  
SATA-0.01u K X7R  
PEG-0.22u  
DDI-0.1u  
DDP-0.1u  
USB-0.1u

Eletro-XTechnical



Condition	PCI Express* Gen 2 Only	PCI Express* Gen 3 Only	SATA Only	PCI Express* Gen 2 / SATA	PCI Express* Gen 3 / SATA
Processor Tx	100 nF	220 nF	10 nF	10 nF	220 nF
Processor Rx	None	None	10 nF <sup>2</sup>	None	None <sup>3</sup>

**Notes:**

- Design Constraint: For PCIe only application, please refer to the PCIe guidelines for details.
- Design Constraint: For SATA only application, both Tx and Rx channels need to have 10 nF capacitors on the motherboard. This option supports all SATA devices. However, the 10 nF capacitor on Rx can be removed if DC coupled ODDs / devices are NOT used.
- Design Constraint: For PCIe\* Gen 2 / SATA multiplexed configuration, motherboard Rx requires a 100 nF AC capacitor and NO AC capacitor is required for motherboard Rx channel. **This option DOES NOT support DC coupled ODDs / Devices.**
- Design Constraint: For PCIe\* Gen 3 / SATA multiplexed configuration, motherboard Tx requires a 220 nF AC capacitor and NO AC capacitor is required for motherboard Rx channel. **This option DOES NOT support DC coupled ODDs / Devices.**
- Design Constraints, Required: Refer to the Chapter 3, "General Differential Design Guidelines" along with the additional guidelines in this section for all design optimization guidelines.

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/29	Deciphered Date	2015/12/31	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D TO ANY OTHER DIVISION OR TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PCH-PCIE/DMI/USB
Size C	Document Number	LA-C401P		Rev 1.0
Date: Monday, November 16, 2015		Sheet 14 of 80		




HPD0 TO DP PORT0

EDP HPD TO EDP

DESIGN NOTE:  
HPD[2:0] ARE 3.3V TOLERANT

GPP_I6 GPP_I8 GPP_I10	Func.
HIGH	Port B Port C detected Port D
LOW	Port B Port C not detected Port D

DESIGN NOTE:  
RES PLACEHOLDER FOR HPD EV PU DEBUG



• Align DEVSLP pin assignment 1 host pin to 1 device pin as follows:

- SATA DEVSLP0 to DEVSLP Port0
- SATA DEVSLP1 to DEVSLP Port1
- SATA DEVSLP2 to DEVSLP Port2
- SATA DEVSLP3 to DEVSLP Port3
- SATA DEVSLP4 to DEVSLP Port4
- SATA DEVSLP5 to DEVSLP Port5

The signal has a weak internal pull-down.  
0 = Disable "Top Swap" mode. (Default)  
1 = Enable "Top Swap" mode. This inverts an address

The signal has a weak internal pull-down.  
0 = Disable "No Reboot" mode. (PCH will disable the TCO  
Timer system reboot feature). This function is useful  
when running ITP/XDR.

This signal has a weak internal pull-down.  
0 = Disable Intel ME Crypto Transport Layer Security  
(TLS) cipher suite (no confidentiality).  
1 = Enable Intel ME Crypto Transport Layer Security  
(TLS) cipher suite (with confidentiality). Must be  
pulled up to support Intel AMT with TLS and Intel  
SBA (Small Business Advantage) with TLS.

This signal has a weak internal pull-down.  
**Bit 10** Boot BIOS  
Destination  
0 SPI  
1 LPC

This signal has a weak internal pull-down.  
0 = LPC is selected for EC.  
1 = eSPI is selected for EC.

This signal has a weak internal pull-down.  
0 = Enable security measures defined in the Flash  
Descriptor.  
1 = Disable Flash Descriptor Security (optional). This  
strap should only be asserted high using external  
pull-up in manufacturing/debug environments ONLY.

This signal has a weak internal pull-down.  
0 = Port B is not detected.  
1 = Port B is detected.

This signal has a weak internal pull-down.  
0 = Port C is not detected.  
1 = Port C is detected.


This signal has a weak internal pull-down.  
0 = Port D is not detected.  
1 = Port D is detected.




Electro-XTechnical

Electro-X


Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/03/23	Deciphered Date	2015/12/31	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				LA-C401P
				Date: Monday, November 16, 2015
				Sheet 15 of 8











Voltage Rail	Voltage (V)	S0 Iccmax Current (A)
VCCPRIM_1p0	1.0	2.899
VCCCLK1	1.0	0.021
VCCCLK2	1.0	0.137
VCCCLK3	1.0	0.050
VCCCLK4	1.0	0.024
VCCCLK5	1.0	0.006
VCCMPHY_1p0	1.0	See Table 10-5
VCCDAPLL_1p0	1.0	0.033
VCCAMPHYPLL_1p0	1.0	0.080
VCCAPLEBB_1p0	1.0	0.030
VCCPCIE3PLL_1p0	1.0	0.030
VCCUSB2PLL_1p0	1.0	0.012
VCCPGPPA	3.3	0.082
VCCPGPBCH	3.3	0.229
VCCPGPPD	3.3	0.078
VCCPGPPEF	3.3	0.036
VCCPGPPG	3.3	0.114
VCCPGPPEF	1.8	0.058
VCCPGPPG	3.3	0.065
VCCPGPPG	1.8	0.031
VCCSPI	3.3	0.029
VCCATS	1.8	0.014
VCCATS	3.3	0.007
VCCATS	3.3	0.060
VCCCHDA	1.8	0.036
VCCCHDA	1.5	0.030
VCCPRIM_3p3	3.3	0.117
VCCDSW_3p3	3.3	0.195
VCCRTCPRIM_3p3	3.3	<0.001
VCCRTC	3.0	<0.001












SPK conn


SPK signal width=40mil




Security Classification	Compal Secret Data		
Issued Date	2014/05/19	Deciphered Date	
<p>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPARTMENT DIVISION OF THE NATIONAL SECURITY AGENCY AUTHORIZED BY THIS DOCUMENT. THIS SHEET NOT BE INFORMATION. NO REPRODUCTION, COPIES, OR REUSE MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</p>			<p>Title</p> <p><b>Audio coder CX20724</b></p> <p><b>LA-C401P</b></p> <p>Issue Date: December, 31st 2015 15:00</p>











Security Classification		Compal Secret Data	
Issued Date	2014/05/19	Deciphered Date	2015/12/31
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			
Title <b>Thunderbolt Alpinierid (2,2)</b>		Document Number <b>LA-CA01P</b>	
Date	Monday, November 16, 2015	Sheet	22 of 80





Route	Width (mil)
CC1, CC2, PP, CABLE	8
LDO_3V3, LDO_1V8A, LDO_1V8D, LDO_BMC, VIN_3V3, VOUT_3V3, VDDIO, HV_GATE1, HV_GATE2	6
Component GND	10


W = 120 mils



Security Classification		Compal Secret Data	
Issued Date	2014/05/19	Deciphered Date	2015/12/31
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			
Title <b>TBT PORTA</b>		Compal Electronics, Inc.	
Size	Document Number	Rev	
Custom	LA-CA01P	1.0	
Date	Monday, November 16, 2015	Sheet	28 of 80




Eletr-XTechnical






DGPU_SELECT#	UMA_ONLY#	Mode option
1	0	Invalid config
0	1	HP Hybrid SG
0	0	DGPU only
1	1	UMA/Headless SG




Security Classification		Compal Secret Data		Compal Electronics, Inc.			
Issued Date		Deciphered Date		Title			
				eDP Panel			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Size C		Document Number		Rev	
				LA-C401P			
		Date: Monday, November 16, 2015		Sheet 25 of 80			








5V PULL UP IN CONNECTER SIDE




# MB\_USB 3.0 With charger function ( Charging Port )


Eletro-XTechnical



USB3.0 / USB2.0 Port1 (Left Side)



## USB charger




State	S0	S3, S4, S5
Mode	CDP	DCP
Control pin	CTL1 CTL2 CTL3 ILIM_SEL	CTL1 CTL2 CTL3 ILIM_SEL
	1 1 1 1	0 0 1 1

CDP:Charging Downstream Port  
DCP:Dedicated Charging Port


Eletro-XTechnical

Eletro-X

Security Classification	Compel Secret Data		Compel Electronics, Inc	
Issued Date	2014/05/19	Discontinued Date	2015/12/31	Rev
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPEL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, WITHOUT THE WRITTEN PERMISSION OF COMPEL ELECTRONICS, INC.				Rev
Doc No	LA-C401P			1.0
Date	Monday, November 18, 2014	Drawn	27	01




R31,R33,R35,R37,R39,R40,R43,R45,C24 close to U5






## ACCELEROMETER




## Finger printer



Eletro-XTechnical



## CPU THERMAL SENSOR




## TPM




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/05/19	Deciphered Date	2015/12/31	Title	G-sensor & TPM&Thermal & FP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Document Number		Size	1.0
		LA-C401P		Date	Monday, November 16, 2015
				Sheet	30 of 80




## Fan Control Circuit




## Lid Switch



### KB backlight Conn





## Keyboard conn




# M.2 SSD

Eletro-XTechnical



# 2.5" SATA HDD



Security Classification		Compal Secret Data		Title	
Issued Date	2014/05/19	Deciphered Date	2015/12/31	Size	Custom
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				LA-C401P	1.0
				Date:	Monday, November 16, 2015
				Sheet	32 of 80


Eletro-XTechnical

Eletro-X





TP/B TO M/B



# Eletro-XTechnical


Security Classification	Compel Secret Data		Compel Electronics, Inc.	
Issued Date	2014/05/19	Discontinued Date	2015/12/31	Yes
THIS SHEET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF COMPEL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, WITHOUT PERMISSION IN WRITING FROM COMPEL ELECTRONICS, INC. ANY UNAUTHORIZED USE OR REPRODUCTION OF THIS SHEET IS STRICTLY PROHIBITED. ANY VIOLATION OF THIS SHEET IS SUBJECT TO LEGAL ACTION.				Rev 1.0
Drawn	LA-C401P	Checked	LA-C401P	Rev 1.0




# DC/DC

Eletro-XTechnical


## +3VDS TO +3VALW



## +3VDS to +3VS Transfer




## +3VDS to +3VM\_LAN Transfer




Discharge for +3VM\_LAN


## +5VDS to +5VS Transfer



Security Classification		Campel Secret Data		Campel Electronics, Inc.	
Issued Date	2014/05/19	Declassified Date	2015/12/31	Yves	DC/DC
THIS SHEET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF CAMPTEL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, WITHOUT PERMISSION IN WRITING FROM CAMPTEL ELECTRONICS, INC. ANY UNAUTHORIZED REPRODUCTION OR TRANSMISSION OF THIS SHEET OF ENGINEERING DRAWINGS IS PROHIBITED AND WILL BE PROSECUTED TO THE FULL EXTENT OF THE LAW.				Rev	1.0
LA-C401P				Issue	2014/05/19

Eletro-XTechnical






Security Classification	Compel Secret Data		Campel Electronics, Inc	
Issued Date	2014/05/19	Declassified Date	2015/12/31	Yes
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF CAMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, WITHOUT THE WRITTEN PERMISSION OF CAMPAL ELECTRONICS, INC. ANY REUSE OR DISSEMINATION OF THIS INFORMATION WITHOUT THE WRITTEN PERMISSION OF CAMPAL ELECTRONICS, INC. MAY BE SUBJECT TO LEGAL ACTION.</small>				
Rev	1.0	Doc#	LA-C401P	Rev
<small>DATE: Monday, November 16, 2015 10:48:39 AM</small>				








RJ-45 CONN.

Security Classification	Compel Secret Data		File	Compel Electronics, Inc.
Issued Date	2014/05/19	Declassified Date	2015/12/31	
THIS SET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SET MAY NOT BE REPRODUCED FROM THE CUSTODY OF THE COMPETITIVE DIVISION OF REND CORPORATION. BY AUTHORIZING OF THIS SET, REND CORPORATION AGREES TO HOLD COMPAL ELECTRONICS, INC. HARMLESS FROM ANY AND ALL CLAIMS OR DAMAGES THAT MAY BE INCURRED BY OR INCURRED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Size	Gigabit LAN (CARKVVLE Doc# 4401P)





# Wifi & mute Button

## POWER LED


## POWER Button

Eleto-X Technical




10 mil

## WLAN LED




10 mil

## DC-IN LED



## MUTE LED





10 mil


10 mil

Connect to SB

## HDD LED




## Charger LED




Eleto-X Technical


Eleto-X

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/05/19	Deciphered Date	2015/12/31	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				LA-C401P
				Rev 1.0
				Date: Thursday, November 19, 2015
				Sheet 39 of 80





<b>Security Classification</b>	<b>Compal Secret Data</b>		<b>Compal Electronics, Inc.</b>	
<b>Issued Date</b>	2012/03/23	<b>Deciphered Date</b>	2015/12/31	<b>Title</b>
THIS SHEET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION THAT WAS OBTAINED FROM THE CUSTOMER OR THE COMPANY'S EMPLOYEES. IT IS TO BE KEPT IN STRICTLY CONFIDENTIAL BY THE COMPANY AND ITS EMPLOYEES. NO PART OF THIS SHEET OR THE INFORMATION IT CONTAINS MAY BE USED FOR OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			<b>Doc Number</b>	<b>Rev</b>
			Examples	1.0
			Date	Sheet
			Thursday, December 18, 2015	46 of 59











# NORMAL MF=0

# MIRROR MF=1



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/03/23	Deciphered Date	2015/12/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Custom	Document Number		Rev	1.0
Date	Monday, November 18, 2015	Sheet	43	of	80








# NORMAL MF=0

# MIRROR MF=1


Eletro-XTechnical




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/03/23	Deciphered Date	2015/12/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Custom	Document Number		Rev	1.0
Date	Monday, November 16, 2015	Sheet	45	of	80

Eletro-XTechnical



# Eletro-X



# NORMAL MF=0




# MIRROR MF=1






Security Classification				Compal Secret Data		Compal Electronics, Inc.	
Issued Date		2012/03/23		Deciphered Date		2015/12/31	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Size		Document Number		Rev	
Customer		Date		Monday, November 16, 2015		Sheet 36 of 80	





Place under GPU





Close to GPU  
Place close to GPU as option if there is space





Place close to GPU as option if there is space





Place Near Partition B Memory





Place Near Partition B Memory





Place as option if there is space near Partition A




Place Near Partition A Memory



Place Near Partition A Memory



Place as option if there is space near Partition B














### Multilevel Straps

0000 4.99K to GND	1000 4.99K to VCC
0001 10K to GND	1001 10K to VCC
0010 15K to GND	1010 15K to VCC
0011 20K to GND	1011 20K to VCC
0100 24.9K to GND	1100 24.9K to VCC
0101 30.1K to GND	1101 30.1K to VCC
0110 34.8K to GND	1110 34.8K to VCC
0111 45.3K to GND	1111 45.3K to VCC



### GK107 Binary Straps

Function	Bringup Mode
RAMCFG[2]	ROM_SO
RAMCFG[1]	ROM_SI
RAMCFG[0]	STRAP2
3GIO_PADCFG_LUT_ADR[2]	STRAP2
3GIO_PADCFG_LUT_ADR[1]	STRAP1
3GIO_PADCFG_LUT_ADR[0]	STRAP0
SMB_ALT_ADDR	ROM_SCLK
PCIEX_MAX_SPEED	STRAP4




Physical Strapping pin	Bit3	Bit2	Bit1	Bit0	Result
ROM_SO	DEVID_SEL	PCIEX_CFG	SMB_ALT_ADDR	VGA_DEVICE	PL10K
ROM_SCLK	DEVID_SEL	SMB_ALT_ADDR	SMB_ALT_ADDR	VGA_DEVICE	PH15K

Strap Pin Name	Logical Strapping Bit 3	Logical Strapping Bit 2	Logical Strapping Bit 1	Logical Strapping Bit 0
ROM_SCLK	SOR3_EXPOSED	SOR2_EXPOSED	SOR1_EXPOSED	SOR0_EXPOSED
ROM_SI	RAM_CFG[3]	RAM_CFG[2]	RAM_CFG[1]	RAM_CFG[0]
ROM_SO	DEVID_SEL	PCIEX_CFG	SMB_ALT_ADDR	VGA_DEVICE
STRAP0	Keep foot print for pull-up to 3V3_AON and pull-down to GND. Stuff 49.9 kΩ pull-up.			
STRAP1	Keep foot print for pull-up to 3V3_AON and pull-down to GND. Do not stuff.			
STRAP2				
STRAP3				
STRAP4				











Eletro-XTechnical


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/03/23	Deciphered Date	2015/12/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Rev	1.0
Sheet		Monday, November 16, 2015		Sheet	55 of 88





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	NA	Deciphered Date	2014/07/04	Title	PWR-DC CONN
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	LA-B191P
				Date:	Monday, November 16, 2015
				Sheet	55 of 80








Follow HP EC team design.

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	NA	Deciphered Date	2014/07/04	Title	PWR-BATT CONN
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	LA-B191P
				Date:	Monday, November 16, 2015
				Sheet	56 of 80









When ACDET>0.6V, VCC>UVLO and BAT, REGN is present  
ACOK comparator  
input current buffer (IADP)  
discharge current buffer (IDCHG)  
independent comparator  
power monitor buffer (PMON)  
can be enabled with SMBus.

When adapter is present, the PROCHOT# function is enabled by the below bits.  
When adapter is removed, ICRIT, INOM, BATPRES, and ACOK functions are automatically disabled in the PROCHOT profile.  
Comparator, IDCHG, and VSYS function settings are preserved.  
When all the bits are 0, PROCHOT# function is disabled.  
Bit 6: CMPOUT, independent comparator output (CMPOUT pin HIGH to LOW)  
0: disable (default at POR); 1: enable  
Bit 5: ICRIT, adapter peak current  
0: disable; 1: enable (default at POR)  
Bit 4: INOM, adapter average current (105% of input current limit)  
0: disable (default at POR); 1: enable  
Bit 3: IDCHG, battery discharge current  
0: disable (default at POR); 1: enable  
Bit 2: VSYS, system voltage on SRN for 2s - 4s battery  
0: disable (default at POR); 1: enable  
Bit 1: BATPRES#, upon battery removal (BATPRES# pin LOW to HIGH)  
0: disable (default at POR); 1: enable (one-shot rising edge triggered)  
Bit 0: ACOK, upon adapter removal (ACOK pin HIGH to LOW)  
0: disable (default at POR); 1: enable (one-shot falling edge triggered)


ILIM setting:  
Vilim=20\*(VSRP-VSRN) Charge current limit  
=5\*(VSRP-VSRN) Discharge current limit

If charge current=6A,  
Vilim=20\*(6A\*0.01ohm)  
=1.2V

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	NA	Deciphered Date	2014/07/04	Title	PWR-CHARGER
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	LAC-381P
				Date:	Monday, November 16, 2015
				Sheet	58




Compal Electronics, Inc.			
Title	<b>PWR-3VDS/5VDS</b>		
Document Number	<b>LAC-381P</b>		
Date	Monday, November 16, 2015	Sheet	59 of 76
Rev	1.0		




Security Classification		Compal Secret Data	
Issued Date	NA	Deciphered Date	2014/07/04
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			

Title		Compal Electronics, Inc.	
Size	Document Number	PWR-1.0VALW	
Custom	LAC-381P		
Date:	Monday, November 16, 2015	Sheet	60 of 80









MODE=GND (VCCIO)  
MODE=Float (VCCPCH)  
MODE=100Kohm to GND (EDRAM/EOPIO)  
MODE=150Kohm to GND (Others)





Table 3—Control Bit Definitions

	LP#	C1	C0	VOUT(V)
VCCIO	0	X	X	0
	1	0	0	0.85
	1	0	1	0.875
	1	1	0	0.95
	1	1	1	0.975
VCCPCH	0	X	X	0.7
	1	0	0	0.8
	1	0	1	0.85
	1	1	0	0.9
	1	1	1	0.95
EDRAM/ EOPIO	0	X	X	0
	1	0	0	0.8(MSM)
	1	0	1	0.95
	1	1	0	1
	1	1	1	1.05
Others	0	X	X	0
	1	0	0	1.0
	1	0	1	1.075
	1	1	0	1.15
	1	1	1	1.2










	LP#	C1	C0	VOUT(V)
<b>VCCIO</b>	0	X	X	0
	1	0	0	0.85
	1	0	1	0.875
	1	1	0	0.95
	1	1	1	0.975
<b>VCCPCH</b>	0	X	X	0.7
	1	0	0	0.8
	1	0	1	0.85
	1	1	0	0.9
	1	1	1	0.95
<b>EDRAM/ EOPIO</b>	0	X	X	0
	1	0	0	0.8(MSM)
	1	0	1	0.95
	1	1	0	1
	1	1	1	1.05
<b>Others</b>	0	X	X	0
	1	0	0	1.0
	1	0	1	1.075
	1	1	0	1.15
	1	1	1	1.2








Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	NA	Disciplined Date	2014/07/04	Ym	PWR-CORE IC
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC. ANY REUSE OR DISSEMINATION OF THIS SHEET WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC. IS STRICTLY PROHIBITED.					
Rev	D	Document Name	LA-B191P	Rev	1.0
Date		Rev		Rev	
2014/07/04		1.0		1.0	








Eletro-XTechnical









Eletro-X

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	NA	Deciphered Date	2014/07/04	Title	PWR-VCCSA
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	LAC-381P
				Date:	Monday, November 16, 2015
				Sheet	69 of 76







It depend on NCP81206 or NCP81210 close to CPU will be unpop.



CPU spec: (SKL-H44e 45W)  
VCCGTX: 9A  
OCP Setting:  
VCCGTX: 16.08A

output Capacitor:  
6 X 22uF\_0603\_X5R \* 12

+VCC\_GTX




PWM-VID Spec	Config A	Config B	Config C
Vmin	0.6V	0.6V	0.65V
Vmax	1.2V	1.2V	1.15V
Vboot	0.875V	0.9V	0.9V
Voltage step	6.25mV	6.25mV	25mV
N of Voltage level	96	96	20
Rrefadj PR913	39K	20K	39K
Rref1 PR915	39K	20K	30K
Rboot PR930	1.5K	2K	3K
Rref2=PR914+PR904	30K	18K	24K
	1.5K	0	3K
Crefin PC940	1.5nf	2.7nf	1.8nf

NCP81172\_V1A for IC portion  
NCP81172\_V1B for SW portion

PR931 = 40.2K ==>Fsw = 450KHz


VGA Chip	N14P-GV	N14P-GV2	N14M-GS	N14M-LP	N14P-LP	N14P-GE
OpenVReg Configurations	Config B	Config B	Config B	Config B	Config B	Config B
Rated TDP Power at Tj=102C	18W	25W	18W	13W	18.9W	25W
Boosted GPU Total at Tj=102C	25W	32W	25W	20W	23W	N/A
EDP-Continuous at Tj=102C	24A	32A	26A	22A	25A	27A
EDP-Peak at Tj=102C	35A	55A	45A	35A	35A	40A
Istep max (Evaluation)	15A	27A	25A	20A	14A	12A
OCP Setting Current	42A	66A	54A	42A	42A	48A
Rocset (PR911)	6.98K	@	21K	6.98K	6.98K	6.98K
Recommendation	2phase 1H1L	2phase 1H1L	2phase 1H1L	2phase 1H1L	2phase 1H1L	2phase 1H1L
Polymer Cap.	560U 330U	4.5mohm 9mohm	4.5mohm 9mohm	4.5mohm 9mohm	4.5mohm 9mohm	4.5mohm 9mohm
Or OSCON	560U 390U	10mohm 10mohm	10mohm 10mohm	10mohm 10mohm	10mohm 10mohm	10mohm 10mohm



Module model information


SYX196D\_V3.mdd

EN pin don't floating  
If have pull down resistor at HW side, pls delete PR702




Function Field :  
+1VALW controller - 35.5  
Rest of support elements - 35.6






Title		
<Title>		
Size	Document Number	
A	<Doc>	
Date:	Monday, November 16, 2015	Sheet 74 of 80
		Rev 1.0







DDR\_B+



+1.2VP




+VCCIOP



VIN\_+2.5VP




+2.5VP




1/20 Add


3/5V\_B+



VIN\_+VRAMP



VGA\_B+




3/23 Add

B+




+VIN\_VCC\_OPC\_EDRAM



Security Classification	Compal Secret Data				Title	
Issued Date	2014/07/31	Deciphered Date	2015/12/31		Rev	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					Size	1.0
					Document Number	
					Date:	Monday, November 16, 2015
					Sheet	75 of 80




RF caps

AAX05







# MB\_USB 3.0 Without charger function


Eletro-XTechnical



USB3.0 / USB2.0 Port4 (Left Side)




USB3.0 / USB2.0 Port5 (Right Side)




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/05/19	Discontinued Date	2015/12/31	Yes
THIS SHEET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. ANY REPRODUCTION OR DISSEMINATION OF THIS SHEET WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC. IS STRICTLY PROHIBITED. ANY VIOLATION OF THIS POLICY WILL BE PROSECUTED TO THE FULL EXTENT OF THE LAW.				Rev
LA-C401P				1.0
Rev				1.0

Eletro-XTechnical

Eletro-X






Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/05/19	Deciphered Date	2015/12/31	Title	HOLE/PCB
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Document Number	1.0
Date: Monday, November 16, 2015		Sheet 38 of 80		LA-C401P	

**+VCC\_CORE**

Total VCCORE Output Capacitor:  
 9 X 330uF  
 32 X 22uF\_0603\_X5R  
 63 X 1uF\_0201  
 10 X 10uF\_0402

**+VCC\_CORE**



**+VCC\_GT**


Total VCCGT Output Capacitor:  
 2 X 330uF  
 10(+4) X 22uF\_0603\_X5R  
 68 X 1uF\_0201

**+VCC\_GT**




**+VCC\_SA**

Total VCCSA Output Capacitor:  
 12 X 22uF\_0603  
 7 X 1uF\_0201



Eletro-XTechnical

Eletro-XTechnical





Install below X63 level BOM structure for ver. 0.1

Eletro-XTechnical


Un-pop parts BOM structure

- @ : reserve, un-pop on all sku
- @DIS@: Discrete sku parts, un-pop
- @DIS@EMI@ : Discrete sku parts and belong to EMI parts, un-pop
- @EMI@ : EMI parts, un-pop
- @H44e@ : CPU H44e sku parts, un-pop
- @H44e@EMI@ : CPU H44e sku parts and belong to EMI parts, un-pop

Pop parts BOM structure

- DIS@: Discrete sku parts, pop
- DIS@EMI@ : Discrete sku parts and belong to EMI parts, pop
- EMI@ : EMI parts, pop
- ESD@ : ESD parts, pop
- H42@ : pop on CPU H42 sku only
- H44e@ : pop on CPU H44e sku only
- H44e@EMI@ : EMI parts, pop on CPU H44e sku only

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	NA	Deciphered Date	2014/07/04	Title	PWR-BOM STRUCTURE RULE
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Rev 1.0
				Document Number	LA-B191P
Date: Monday, November 16, 2015		Sheet 54 of 80			





Version change list  
(P.I.R. List)

Item	Reason for change	PG#	Modify List	Date	Phase
1	Modified schematic-15U_09-22C for 15W series.		1. Added charger discharge MOSFET PQ60. 2. Changed the EMI input cap of CPU core to SF000004M00. 3. Reserved DCIN MOSFET PQ102.	2014/09/23	DB0
2	Fine tune Vcore compensation	67	1. Change PR120 from 1.4k ohm to 1.69k ohm 2. Change PC110 from 1000pF to 3300pF 3. Change PC116 from 0.015uF to 8200pF 4. Change PR127 from 28.7k ohm to 48.7k ohm 5. Change PR145 from 22.6k ohm to 23.2k ohm 6. Change PC131 from 1000pF to 820pF 7. Change PR169 BOM Structure from H42@ to @H42@ 8. Change PR177 BOM Structure to @H42@ 9. Change PR164 from 75k ohm to 80.6k ohm 10. Change PR166 from 75k ohm to 80.6k ohm 11. Change PR189 BOM Structure to @H42@ 12. Change PC145 BOM Structure to @H42@ 13. Change PR193 BOM Structure from @ to H44e@	2015/01/05	DB1
3	Change Charger Pmon connection as HP request		1. Delete PC454 2. Reserve PR475, 23.2k ohm	2015/03/16	SI1
4	Fine tune Vcore compensation		1. Reserve PC161 & PR369 2. Un-pop PR122 3. Un-pop PR197, PR198, PR199	2015/03/16	SI1
5	HP request		1. On p60, change SLP_S4# to 2.5V_PG at PR53-1 and change PG60D+1.2VP to 1.2V_PG at PU3-10, and remove PU4, PR91 and PR156. 2. On p61, change KBC_PWR_ON to 1.8VALW_PG at PR410-1, and change PR410 to 0 ohm and uninstall PC16. 3. On p62, Change PM_RSMRST# to 1.8VALW_PG, and add a 10k-R (pulled up to +3VALW) at PU33-1. 4. On p66, add a 10k-R (pulled up to +3VDS) at PU34-1 for 2.5V_PG.	2015/03/18	SI1
6	1.Change press button force shutdown circuit 2.Update battery detection connection		1.Change PR461 pin1 from +5VL to +5VDS 2.Delete PR364 Add PR24, PR21, PR364	2015/05/08	SI2
7	1. For Pmon setting 2. For thermal request 2. For +1.8V leakage issue		1.Change PR176 from 20k to 40.2k 2.Change PL35 & PL36 to Z=3mm 3.Change PR368 to 4.99k ohm and PR370 to 2.49k ohm	2015/06/03	SI2
8	1. Add GT phase3 compensation		1. Change PR189, PC145, PR177 to H44e@	2015/06/28	PV
9	1. Solve SN2850 Pmon accuracy issue		1. Change PR333, PR334 from 10 ohm to 0 ohm	2015/07/16	PV
10	1. For PU44 2nd source compatibility		1. Change PU44 TP pin from GND to VIN	2015/07/16	PV
11	1. Add Psys function		1. Install PC161 2. Change PR176 from 40.2k ohm to 13k ohm	2015/07/20	PV
12	Change OTP setting		1. Change PR111 from 14.3 kohm to 19.1kohm	2015/07/29	PV
13	Change VR H4+4e Ilim setting		1. Change PR155 from 16.9 kohm to 14.7kohm 2. Change PR151 from 21 kohm to 22.1kohm 3. Change PR175 from 84.5 kohm to 73.2kohm	2015/07/29	PV
14	1). During power up, delay +1.2V (VDDQ) powerup until +2.5V (VPP) is ready.	60	1. Change PR53 from 0 ohm to 100k ohm 2. Add PD10, PD11	2015/09/04	PVR
15	2). During power off, delay +2.5V (VPP) power off later than VDDQ via RC delay.	66	1. Change PR371 from 0 ohm to 100 ohm 2. Add PR6 100k ohm 3. Add PD12 4. Change PR472 from 0.22uF to 0.47uF and instal	2015/09/04	PVR
16	Fine tune power reset RC to meet 11~12 seconds	57	1. Change PR461 from 560k ohm to 1M ohm 2. Add PR462, PR463 931k ohm	2015/09/04	PVR
17	Change 0 ohm to short pad		PR18, PR128, PR132, PR135, PR136, PR139, PR142, PR369, PR159, PR202, PR322, PR333, PR334, PR356, PR357, PR360, PR363, PR411, PR366, PR375	2015/09/04	PVR
18	Fine tune power reset RC to meet 11~12 seconds	58	1. Change PR460 from 680k ohm to 649k ohm 2. Add PR464 34k_0402	2015/09/10	PVR
19	HP request	64	1. Change PR372, PR344 from 10k ohm to 30k ohm	2015/09/10	PVR
20	Fine tune CPU compensation for 4+4e	67	1. Change PR145 from 23.7k ohm to 22.1k ohm 2. Change PR154 from 12.7k ohm to 13.7k ohm 3. Change PR147 from 1k ohm to 549 ohm 4. Change PR179 from 52.3k ohm to 59k ohm	2015/09/14	PVR
21	Fine tune GTX compensation for 4+4e	71	1. Change PR432 from 43k ohm to 27k ohm 2. Change PR444 from 10k ohm to 15.8k ohm	2015/09/14	PVR
22	Fine tune CPU compensation for 4+4e	67	1. Change PR120 from 1.27k ohm to 866 ohm 2. Change PR127 from 48.7k ohm to 63.4k ohm 3. Change PR134 from 34.8k ohm to 24.9k ohm	2015/09/15	PVR
23	Change PQ19 pin2 net name		Change PQ19 pin2 net name from ON/OFFBTN_KBC# to ON/OFFBTN#		MV

Eletro-XTechnical

Eletro-XTechnical

Eletro-X

Security Classification	Compal Secret Data	Yes	Compal Electronics, Inc.
28110516	20080622	Yes	PWR-PIR
THE REUSE OF INFORMATION CONTAINED HEREIN FOR THE REPRODUCTION OF COMPAL SECRET DATA IS PROHIBITED WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC. ANY VIOLATION OF THIS POLICY WILL BE PROSECUTED TO THE FULL EXTENT OF THE LAW. COMPAL ELECTRONICS, INC. IS NOT RESPONSIBLE FOR ANY DAMAGE OR LOSS OF DATA OR INFORMATION THAT MAY BE CAUSED BY THE USE OF THIS INFORMATION.			

